Cadence PCB Best Practices

Working with Backdrilling

Issue link: https://resources.pcb.cadence.com/i/1180264

Contents of this Issue

Navigation

Page 25 of 55

Working with Backdrilling Backdrilling October 2019 26 Product Version 17.4-2019 © 1999-2020 All Rights Reserved. Figure 1-12 Generate layer pairs based on Analysis – Minimize layer pairs Figure 1-13 Minimize layer pairs Combine backdrill layer pairs based on analysis while meeting Max Electrical Stub requirements (BACKDRILL_MAX_PTH_STUB).

Articles in this issue

view archives of Cadence PCB Best Practices - Working with Backdrilling