Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design

October 19, 2018 Cadence PCB Solutions

A broadband analysis methodology is described for the design of a power distribution system (PDS) for high-speed IO, including chip, package and board. Rather than a traditional time-domain simulation, the IO PDS is characterized through frequency domain impedances, accounting for the PDS coupling that drives simultaneous switching effects for adjacent IO cells. Chip-package-board co-simulation, what-if analysis and decap optimization are implemented to produce a low PDS impedance response throughout the system. This methodology has the advantages of greater insight for the system-level influence of each domain as well as enabling resonance effects to be avoided at critical system frequencies.

About the Author

Cadence PCB solutions is a complete front to back design tool to enable fast and efficient product creation. Cadence enables users accurately shorten design cycles to hand off to manufacturing through modern, IPC-2581 industry standard.

Follow on Linkedin Visit Website More Content by Cadence PCB Solutions
Previous Flipbook
Channel Based Methods for Signal Integrity Evaluation
Channel Based Methods for Signal Integrity Evaluation

For upcoming industrial specification of very high speed signals, channel discontinuity and crosstalk becom...

Next Flipbook
Power-Aware Analysis Solution
Power-Aware Analysis Solution


Solving Common Issues in High-Speed Design

First Name
Last Name
Opt-in to future emails and I understand I can unsubscribe at any time.
I agree to the terms of use*
Terms of Use
Thank you!
Error - something went wrong!