Addressing the “Power-Aware” Challenges of Memory Interface Designs

October 18, 2018 Cadence PCB Solutions

One of the toughest challenges in designing memory interfaces is accurately measuring timing while also considering fluctuations in power and ground rails due to simultaneously switching signals. Signal integrity (SI) engineers are increasingly insisting on “power-aware” SI analysis, where the effects of signal and non-ideal power/ground are considered when analyzing high-speed memory interfaces. This paper assesses how modern tools can be used to address power-aware SI challenges associated with I/O modeling, interconnect modeling, simulation, and analysis.

About the Author

Cadence PCB solutions is a complete front to back design tool to enable fast and efficient product creation. Cadence enables users accurately shorten design cycles to hand off to manufacturing through modern, IPC-2581 industry standard.

Follow on Linkedin Visit Website More Content by Cadence PCB Solutions
Previous Flipbook
Save Time and Minimize Errors by Automating Co-Design and Co-Analysis of Chips, Boards, and Packages
Save Time and Minimize Errors by Automating Co-Design and Co-Analysis of Chips, Boards, and Packages

Cross-domain co-design and co-analysis are key to ensuring optimal performance, cost reduction, and faster ...

Next Flipbook
How a Team-Based Approach to PCB Power Integrity Analysis Yields Better Results
How a Team-Based Approach to PCB Power Integrity Analysis Yields Better Results

Assuring power integrity of a PCB requires the contributions of multiple design team members.Traditionally,...