Sigrity OptimizePI

October 17, 2018

The Cadence® Sigrity™ OptimizePI™ environment automates the selection and placement of decoupling capacitors (decaps) to assure products meet power-delivery network (PDN) performance targets at the lowest possible cost. The Sigrity OptimizePI approach may be applied to PCBs and IC packages, or a combination thereof. Cadence’s proprietary and proven Sigrity analysis technologies are augmented with an efficient optimization engine to uniquely enable cost-based PDN design. The Sigrity OptimizePI capabilities can fully explore the feasible design space and identify a range of candidate decap implementations, enabling users to pinpoint the ideal approach.

Enabling Fast and Efficient Product Creation

Sigrity OptimizePI

Previous Flipbook

Sigrity OptimizePI

Previous Flipbook

Other content in this Stream

Simplify the process for managing component, library, and design data throughout the PCB design process

Visualize, investigate, and wire bond DRC check an entire design, or selected design subset, reducing design cycle time and improving product manufacturability.

Connect management, engineering, and other business stakeholders to work-in-progress design data, ensuring everyone has near-real-time insights early in the project.

A single, unified design environment for both simulation and PCB design

Create, integrate, and update RF/microwave circuits with digital/analog circuits in the Allegro PCB Designer environment.

A comprehensive, powerful, easy-to-use suite of tools that makes it efficient and cost effective for PCB designers to streamline the development of a release-to-manufacturing package for their product

Automates part creation tasks, eliminates manual validation, and captures revision history for schematic symbols.

Proven PCB design environment that addresses technological and methodological challenges while making the design cycles shorter and predictable

Replace manual, error-prone processes with automatic pin assignment synthesis, this unique placement-aware solution eliminates physical design iterations while speeding optimum pin assignment.

Create new standards compliant libraries in a fraction of the time, synchronize your ECAD and MCAD libraries, and easily re-target your existing libraries for different technologies.

Cadence® schematic capture technology offers a comprehensive solution for entering, modifying, and verifying complex system designs quickly and cost-effectively.

Using models created with XtractIM, you can quickly assess package electrical characteristics and perform system-level signal and power integrity simulations.

With a unique combination of frequency domain, time domain, and statistical analysis techniques, you can be confident of achieving robust parallel bus and serial link interface implementations.

Combines circuit solver and transmission line solver with a fast electromagnetic (EM) field solver to capture dynamic interactions between signal, power, and ground on signals and planes.

The Cadence® Sigrity™ PowerSI® environment provides fast and accurate full-wave electrical analysis of leading-edge IC packages and PCBs to overcome increasingly challenging design issues.

Work in concert with the fastest available simulation to support design improvements without excess cost and schedule impacts.